Job Opportunities API

The Public Ledger of Openings

← Back to the ledger

Staff ASIC Design Engineer

Celero Communications, Inc.
CompanyCelero Communications, Inc.
CategoryEngineering
LocationSan Jose
RemoteOn-site (inferred)
EmploymentNot stated
LevelNot stated
SalaryNot stated by the employer
Posted20 Feb 2026
Last verified30 Jul 2026
SourceEmployer career page (greenhouse)
Applications are handled by the employer, not by us.Apply on the employer's site →
Description
Celero Communications, Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world’s most advanced AI and data center infrastructure. Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers for next-generation optical modems. The ideal candidate will play a crucial role in designing and developing ASICs for cutting-edge technologies. Locations : Irvine, CA (HQ) or San Jose, CA (preferred) Key Responsibilities • Design and implement digital circuits using HDL (Verilog/ System Verilog). • Perform synthesis, timing analysis, Lint, formal equivalence, Clock Domain Crossing (CDC) analysis • Optimize designs for performance, power, and area (PPA) requirements. • Perform RTL simulation and verification to ensure design functionality. • Participate in design reviews and provide technical guidance to team members. • Collaborate with cross-functional teams on system integration and validation. Qualifications • Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field. • 5+ years of experience in digital design and verification. • Proficiency in HDLs such as Verilog, or System Verilog. • Strong understanding of digital design principles and methodologies. • Familiarity with ASIC design flow, and experience with ASIC design tools. • Knowledge of low-power design techniques. • Familiarity with verification methodologies (e.g., UVM, formal verification). • Excellent problem-solving, strong communication and teamwork skills. Preferred Skills • Strong knowledge of Digital Signal Processing (DSP), Digital Communication, and Forward Error Correction (FEC) techniques. • Experience with scripting languages (e.g., Python, Tcl). • Understanding of Optical Communication Standards is a plus. • Ability to multitask and adapt to a fast-paced, dynamic environment. Annual Base Salary Range: $150,000 to $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)
HOUSE ADYour CV gets thirty seconds.CV writing and honest review. English & Greek.kaeros.app →
Staff ASIC Design Engineer — Celero Communications, Inc. · Job Opportunities API